WHAT IS CLAIMED IS:

1	1. A graphics processing subsystem for a computer system having a			
2	global address space, the graphics processing subsystem comprising:			
3	a plurality of memories including a first memory and a second memory, each			
4	of the plurality of memories including a plurality of addressable storage locations, wherein a			
5	first storage location in the first memory and a second storage location in the second memory			
6	are addressable by a common global address in the global address space; and			
7	a plurality of graphics processors including a first graphics processor			
8	associated with the first memory,			
9	wherein the first storage location in the first memory and the second storage			
10	location in the second memory are uniquely identifiable by respective first and second private			
11	addresses internal to the graphics processing subsystem, and			
12	wherein the first graphics processor is configured to access the second storage			
13	location in the second memory by referencing the second private address.			
1				
1	2. The graphics processing subsystem of claim 1, wherein the first			
2	graphics processor is further configured to access the first storage location in the first			
3	memory by referencing the common global address.			
1	3. The graphics processing subsystem of claim 1, wherein the first			
2	graphics processor is further configured to access the first storage location in the first			
3	memory by referencing a local address.			
1	4. The graphics processing subsystem of claim 3, wherein the local			
2	address includes an offset value.			
1	5. The graphics processing subsystem of claim 1, further comprising:			
2	a bridge unit coupled to the plurality of memories and configured to convert			
3	private addresses of the storage locations to global addresses.			
1	6. The graphics processing subsystem of claim 5, wherein the bridge unit			
2	is further configured to communicate with a system bus of the computer system.			
1	7. The graphics processing subsystem of claim 6, wherein the bridge unit			
2	is further configured to receive a memory access request that originates from one of the			

- plurality of graphics processors and references a global address that does not correspond to
 any of the storage locations in the plurality of memories and to respond to the memory access
- 5 request by communicating with the system bus.

1

2

3

4

1

2

3

4

4

5

1

2

3

1

2

3

- 1 8. The graphics processing subsystem of claim 6, wherein the bridge unit 2 is further configured to receive a memory access request via the system bus, the memory 3 access request referencing the common global address, and to broadcast the memory access 4 request to the first memory and the second memory.
 - 9. The graphics processing subsystem of claim 5, further comprising: a first memory interface coupled between the first graphics processor and the first memory and configured to receive a memory access request from the first graphics processor.

wherein the first memory interface is further configured to respond to the memory access request by accessing the first memory in the event that the memory access request references the common global address.

- 10. The graphics processing subsystem of claim 9, wherein the first memory interface is further configured to forward the memory access request to the bridge unit in the event that the memory access request references an address other than an address of one of the storage locations in the first memory.
- 1 11. The graphics processing subsystem of claim 5, wherein the plurality of 2 graphics processors further includes a second graphics processor associated with the second 3 memory,
 - wherein the second graphics processor is configured to access the first storage location in the first memory by referencing the first private address.
 - 12. The graphics processing subsystem of claim 11, wherein the second graphics processor is further configured to access the first storage location in the second memory by referencing the common global address.
 - 13. The graphics processing subsystem of claim 11, wherein the second graphics processor is further configured to access the first storage location in the second memory by referencing a local address.

- 1 14. The graphics processing subsystem of claim 13, wherein the local 2 address includes an offset value.
- 1 15. A graphics processing subsystem for a computer system having a 2 global address space, the graphics processing subsystem comprising:
- a first memory and a second memory, each including a plurality of addressable
 storage locations;
 - a first memory interface and a second memory interface coupled to the first memory and the second memory, respectively;

5

6

7 8

9

10

11

12

13

14

15

16

17

18

19

20

1

2

3

4

- a first graphics processor and a second graphics processor coupled to the first memory interface and the second memory interface, respectively; and
- a bridge unit coupled to each of the first and second memory interfaces and configured to assign a unique private address to each of the storage locations in each of the first and second memories,
- wherein the first memory interface is configured to receive a first memory access request including an address from the first graphics processor, to respond to the first memory access request by accessing the first memory in the event that the address matches an address of a storage location in the first memory, and to forward the first memory access request to the bridge processor in the event that the address does not match an address of a storage location in the first memory, and
- wherein the bridge unit is configured to process the first memory access request by accessing the second memory interface in the event that the address matches a private address of one of the storage locations in the second memory.
- 16. The graphics processing subsystem of claim 15, wherein the bridge unit is further configured to process the first memory access request by accessing a system bus of the computer system in the event that the address does not match a private address of one of the storage locations in the second memory.
- 1 The graphics processing subsystem of claim 15, wherein the second 2 memory interface is configured to receive a second memory access request including an 3 address from the second graphics processor, to respond to the second memory access request 4 by accessing the second memory in the event that the address matches an address of a storage 5 location in the second memory, and to forward the second memory access request to the

7	in the second memory.				
1	18. The graphics processing subsystem of claim 17, wherein the bridge				
2	unit is configured to process the second memory access request by accessing the first memor				
3	interface in the event that the address matches a private address of one of the storage				
4	locations in the first memory.				
1	19. A method for accessing data in a graphics processing subsystem that				
2	has a first graphics processor and a second graphics processor coupled to a first memory and				
3	a second memory, respectively, the method comprising:				
4	assigning a global address to each of a plurality of storage locations in the first				
5	memory and to each of a plurality of storage locations in the second memory, wherein a first				
6	storage location in the first memory and a second storage location in the second memory are				
7	assigned a common global address;				
8	assigning a respective unique private address to each of the storage locations				
9	in each of the first and second memories, wherein the private addresses are internal to the				
10	graphics processing subsystem;				
11	receiving a first memory access request originating from the first graphics				
12	processor and referencing a target address that matches a private address of one of the storage				
13	locations in the second memory;				
14	identifying a target storage location in the second memory based on the				
15	matched private address; and				
16	accessing the target storage location in the second memory.				
1	20. The method of claim 19, further comprising:				
2	receiving a second memory access request originating from the second				
3	graphics processor and referencing a target address that matches a private address of one of				
4	the storage locations in the first memory;				
5	identifying a target storage location in the first memory based on the matched				
6	private address; and				
7	accessing the target storage location in the first memory.				
1	21. The method of claim 19, further comprising:				

bridge processor in the event that the address does not match an address of a storage location

2	receiving a second memory access request originating from the first graphics			
3	processor and referencing the common global address; and			
4	responding to the second memory access request by accessing the first storage			
5	location in the first memory.			
1	22. The method of claim 21, further comprising:			
2	receiving a third memory access request originating from the second graphics			
3	processor and referencing the common global address; and			
4	responding to the third memory access request by accessing the second storage			
5	location in the second memory.			
1	23. The method of claim 19, further comprising:			
2	receiving a second memory access request that originates from one of the first			
3	and second graphics processors and references a global address that does not correspond to			
4	any of the storage locations in the first and second memories; and			
5	responding to the memory access request by accessing the system bus.			
1	24. The method of claim 19, further comprising:			
2	receiving a second memory access request via the system bus, the memory			
3	access request referencing the common global address; and			
4	broadcasting the second memory access request to the first memory and the			
5	second memory.			
1	25. The method of claim 19, wherein the identified storage location is			
2	protected by a semaphore, the method further comprising:			
3	acquiring the semaphore prior to accessing the identified storage location; and			
4	releasing the semaphore after accessing the identified storage location,			
5	wherein after acquiring the semaphore and before releasing the semaphore,			
6	access to the identified storage location by the second graphics processor is not permitted.			
1	26. The method of claim 25, wherein the semaphore is stored in a			
2	semaphore storage location in the second memory.			
1	27. The method of claim 25, wherein the semaphore is stored in a			
2	semaphore storage location in the first memory.			

1	28. A method for accessing data in a graphics processing subsystem that				
2	has a first graphics processor and a second graphics processor coupled to a first memory and				
3	a second memory, respectively, the method comprising:				
4	assigning a global address to each of a plurality of storage locations in the first				
5	memory and to each of a plurality of storage locations in the second memory, wherein a first				
6	storage location in the first memory and a second storage location in the second memory are				
7	assigned a common global address;				
8	assigning a unique private address to each of the storage locations in each of				
9	the first and second memories, wherein the private addresses are internal to the graphics				
10	processing subsystem;				
11	receiving a data transfer request originating from the first graphics processor,				
12	the data transfer request referencing a source address that matches the common global				
13	address and referencing a destination address that matches a private address of one of the				
14	storage locations in the second memory;				
15	identifying as a source location the first storage location in the first memory;				
16	identifying a destination location in the second memory based on the matched				
17	private address; and				
18	initiating a data transfer from the source location to the destination location.				
1	29. A method for accessing data in a graphics processing subsystem that				
2	has a first graphics processor and a second graphics processor coupled to a first memory and				
3	a second memory, respectively, the method comprising:				
4	assigning a global address to each of a plurality of storage locations in the first				
5	memory and to each of a plurality of storage locations in the second memory, wherein a first				
6	storage location in the first memory and a second storage location in the second memory are				
7	assigned a common global address;				
8	assigning a unique private address to each of the storage locations in each of				
9	the first and second memories, wherein the private addresses are internal to the graphics				
10	processing subsystem;				
11	receiving a data transfer request originating from the first graphics processor,				
12	the data transfer request referencing a source address that matches a private address of one of				
13	the storage locations in the second memory and referencing a destination address that				
14	matches the common global address;				

15		identifying a source storage location in the second memory based on the	
16	matched private address;		
17		identifying as a destination location the first storage location in the first	
18	memory; and		
19		initiating a data transfer from the source location to the destination location.	